

LV115 Schematics

Skylake-U


Wistron Confidential - TOPE

Project code:
LV115SK:4PD08B010001
LV114SK:4PD08A010001
PCB P/N: 15277/15309
Revision: SA
IO Board:

LV115/LV114 SKL-U Block Diagram

32.768KHz 24MHz

PCB LAYER	
L1:Top	
L2:VCC	
L3:Signal	
L4:Signal	
L5:GND	
L6:Signal	



PCB	Halogen PN	No Halogen PN
LV115SK MB	15277	15309
LV115SK BTN BD	15902	15939
LV115SK AUDIO IO BD	15903	15940
LV115SK ODD BD	15904	15941

CHARGER	
BQ24780RUYR	44
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51275CRUKR	45
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 5V_PWR_2 5V_S5 3D3V_S5
CPU Core Power	
NCP81208MNTXG 46~50 NCP81382MNTXG x 2 NCP81382MNTXG (23e) NCP81253MNTBG	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
DCBATOUT	+VCCGT
DCBATOUT+V_VCCGTUS_VR	(23e only)
DCBATOUT+VCCSA_VR	
DDR3L SUS	
TPS51716RUKR	51
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3 0D65V_S0
CPU VCCIO 0.975V	
RT8068AZQWID	52
INPUTS	OUTPUTS
3D3V_S5	+VCCIO_VR
CPU VCCPRIM_CORE 0.95V	
TPS22961DNYT	52
INPUTS	OUTPUTS
3D3V_S5	VCCPRIM_CORE
CPU DCDC-V1D00A	
AOZ1268QI	53
INPUTS	OUTPUTS
DCBATOUT	1D0V_S5
LDO-V1D5V	
TLV70215DBVR	54
INPUTS	OUTPUTS
3D3V_S5	1D5V_S0
LDO-V1D8V	
RT9025-25ZSP	54
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5
5V/3V S0	
G5016KD1U	40
INPUTS	OUTPUTS
5V_S5	5V_S0
3D3V_S5	3D3V_S0
VCCSTG	
M5938ARD1U	
INPUTS	OUTPUTS
1D0V_S5	+V1_00DX 40
VCCST	
M5938ARD1U	
INPUTS	OUTPUTS
1D0V_S5	+V1_00U_CPU 40
EOPIO/EDRAM (23e)	
TPS22961DNYT	52
INPUTS	OUTPUTS
1D0V_S5	+V_EDRAM_VR
1D0V_S5	+V_EOPIO_VR
3D3V VGA	
G5016KD1U	86
INPUTS	OUTPUTS
3D3V_S0	+V_EDRAM_VR
3D3V_S0	+V_EOPIO_VR

Main Func = CPU

(Blanking)

Wistron Confidential - TOPE

Main Func = CPU

DDR4 ball type: Interleaved Type

M_A_BG1

M_VREF_DQ_DIMM0

Reserve Testpoint only







Figure 5-14. SKL U DDR4 6L Mixed 50-DIMM and Memory Down x16, T-Daisy Topology Memory Down Strobe/Data/Reset/RCOMP Signal Topologies






Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	
C1	NCTFVSS	Test Point (TP)	Corner A1
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	



SKL(#543016) :



Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*



SVID DATA



SVID CLOCK



Layout Note:
The total length of Data and Clock from CPU to each VR must be equal (± 0.1 inch).
Route the Alert signal between the Clock and the Data signal.

SVID_543016:

Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R ₀₁ [ohm]	R ₀₂ [ohm]	D1 [pF]	D2 [pF]	V _{CC} [V]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSCK							Empty	45	0	56	
VIDALERT #							56	Empty	Y	220	0

Figure 10-7. Routing Illustration for SVID Topology





Table 55-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC _{IO}	2x 10uF 0402 (Placeholder)		Place on secondary side, underneath the package
VDDQ	4x 1uF 0201 (Placeholder)	4x 1uF 0402	Place as close to the package as possible
VDDQ	2x 10uF 0402 (Placeholder)	3x 22uF 0603	Place as close to the package as possible
VDDQ	1x 1uF 0201 (Placeholder)	1x 1uF 0402	Place on secondary side, underneath the package
VCC _{PLL}		1x 10uF 0402	Place as close to the package as possible
VCC _{PLL_OC}		1x 1uF 0201	Place as close to the package as possible
VCC _{STR}		1x 1uF 0402	Place as close to the package as possible
VCC _{STR}		1x 10uF 0402	Place on secondary side, underneath the package
VCC _{STR}		1x 10uF 0402	Place on secondary side, underneath the package
VCC _{STR}		6x 1uF 0201	Place on secondary side, underneath the package

©Core Design

Wistron Corporation
21F, 88, Sec. 1, Hsin-Tai Rd, Taipei, Taiwan, R.O.C.

CPU(VCC CORE)

LV115 SKL-U

Rev. 1.0



Main Func = CPU

(Blanking)


Wistron Confidential - TOPE

CORE

U-line 23e 28W
I_{core}max current-10ma max = 34 A



VCCSA



SLICED GT

U-line 23e 28W
I_{core}max current-10ma max(A) = 67 A




Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (04-5mo ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04-5mo ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (04-5mo ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04-5mo ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04-5mo ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04-5mo ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04-5mo ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04-5mo ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04-5mo ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04-5mo ESR)	Placed at backside side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
	8x 47uF 0805 (6.3V)		Place as close to the package as possible
	8x 10uF 0402		
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
	3x 47uF 0805 (6.3V)		Place as close to the package as possible
	7x 22uF 0603		
	3x 47uF 0805		Place as close to the package as possible
	5x 22uF 0603		Additional components needed when supporting 23e
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package
			Only needed when supporting 23e
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
VCCIO	2x 10uF 0402		Place as close to the package as possible
	4x 1uF 0201		Place on secondary side, underneath the package
VDDQ	2x 10uF 0402		Place as close to the package as possible
	4x 1uF 0201		Place on secondary side, underneath the package
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPLL			Place as close to the package as possible
VCCST			Place as close to the package as possible

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package

Main Func = CPU



UNSLICED GT

VCCIO





Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)


Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package Placeholder only
VCCIOPIO	2x 10uF 0402		Place on secondary side, underneath the package
VCCOPC	1x 10uF 0402		Place on secondary side, underneath the package
	6x 1uF 0201	(6.3V)*	
VCCGT	10x 10uF 0402 12x 1uF 0201		Place on secondary side, underneath the package
		3x 47uF 0905 (6.3V)*	Place as close to the package as possible
		7x 22uF 0603	
		3x 47uF 0805	Place as close to the package as possible
		5x 22uF 0603	Additional components needed when supporting 23e
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package Only needed when supporting 23e
VCCSA	7x 10uF 0402 7x 1uF 0201		Place on secondary side, underneath the package
VCCIO	2x 10uF 0402 4x 1uF 0201		Place on secondary side, underneath the package
VDDQ	2x 10uF 0402 4x 1uF 0201		Place as close to the package as possible
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPLL	1x 1uF 0402		Place as close to the package as possible
VCCST	1x 1uF 0402		Place as close to the package as possible

PCH DERIVED RAILS





GTUS


+V_VCCGTUS_VR can merge to +VCCGT



20141114 Alden



U-line 23e 28W
IccMax current-10ms max = 34 A



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshan,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (Power CAP2)
Size A2 Document Number LV115 SKL-U Rev -1
Date: Monday, April 25, 2016 Sheet 11 of 102






Figure 5-15. SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology
Memory Down CLK/CTRL/CKE/CMD Signals Double-T Topology




Figure 5-16. SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology
Memory Down ALERT Signal Double-T Topology










Figure 5-20. SKL U DDR4 x16 Devices Memory Down VREF-CA Overview



DDR4 On Board RAM Power Decouple Cap




LV115 use 1ch memory down , only need half of Caps

4.23.5 SKL-U DDR4 Memory Down Decoupling

This recommendation assumes a 2Ch memory down implementation.

Table 4-55. DDR4 Memory Down Power Plane Decoupling (Sheet 1 of 2)

Memory Configuration	Power Domain	Decoupling Location	Qty x uF (size)	Note
DDR4 Memory Down x16 - 4 Devices per Channel	VDDQ/VDD (shorted)	4 ss near each x16 DRAM device as possible	32x 1uF (0402) (All stuffed)	
		Distributed around the DRAM devices	10x 10uF (0603) (All stuffed)	
	VPP	2 ss near each x16 DRAM device as possible	16x 1uF (0402)	
	VTT	2 ss near each x16 DRAM device as possible	16x 1uF (0402)	
		Distributed around the DRAM devices	4x 10uF (0603)	



Wistron Confidential - TOPE

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)SODIMM3_SODIMM4

Size A4	Document Number LV115 SKL-U	Rev -1
------------	---------------------------------------	------------------

Date: Monday, April 25, 2016	Sheet 14 of 102
------------------------------	-----------------

Main Func = PCH




Table 8-1. Switchable Graphics GPIO Requirements


GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

<Core Design>



Platform	Project
SLU-U	Tulip
Lane1	USB3 Port1
Lane2	USB3 Port2
Lane3	USB3 Port3
Lane4	USB3 Port4
Lane5	USB3 Port5
Lane6	USB3 Port6
Lane7	USB3 Port7
Lane8	USB3 Port8
Lane9	USB3 Port9
Lane10	USB3 Port10
Lane11	USB3 Port11
Lane12	USB3 Port12
Lane13	USB3 Port13
Lane14	USB3 Port14
Lane15	USB3 Port15
Lane16	USB3 Port16
Lane17	USB3 Port17
Lane18	USB3 Port18
Lane19	USB3 Port19
Lane20	USB3 Port20
Lane21	USB3 Port21
Lane22	USB3 Port22
Lane23	USB3 Port23
Lane24	USB3 Port24
Lane25	USB3 Port25
Lane26	USB3 Port26
Lane27	USB3 Port27
Lane28	USB3 Port28
Lane29	USB3 Port29
Lane30	USB3 Port30
Lane31	USB3 Port31
Lane32	USB3 Port32
Lane33	USB3 Port33
Lane34	USB3 Port34
Lane35	USB3 Port35
Lane36	USB3 Port36
Lane37	USB3 Port37
Lane38	USB3 Port38
Lane39	USB3 Port39
Lane40	USB3 Port40
Lane41	USB3 Port41
Lane42	USB3 Port42
Lane43	USB3 Port43
Lane44	USB3 Port44
Lane45	USB3 Port45
Lane46	USB3 Port46
Lane47	USB3 Port47
Lane48	USB3 Port48
Lane49	USB3 Port49
Lane50	USB3 Port50
Lane51	USB3 Port51
Lane52	USB3 Port52
Lane53	USB3 Port53
Lane54	USB3 Port54
Lane55	USB3 Port55
Lane56	USB3 Port56
Lane57	USB3 Port57
Lane58	USB3 Port58
Lane59	USB3 Port59
Lane60	USB3 Port60
Lane61	USB3 Port61
Lane62	USB3 Port62
Lane63	USB3 Port63
Lane64	USB3 Port64
Lane65	USB3 Port65
Lane66	USB3 Port66
Lane67	USB3 Port67
Lane68	USB3 Port68
Lane69	USB3 Port69
Lane70	USB3 Port70
Lane71	USB3 Port71
Lane72	USB3 Port72
Lane73	USB3 Port73
Lane74	USB3 Port74
Lane75	USB3 Port75
Lane76	USB3 Port76
Lane77	USB3 Port77
Lane78	USB3 Port78
Lane79	USB3 Port79
Lane80	USB3 Port80
Lane81	USB3 Port81
Lane82	USB3 Port82
Lane83	USB3 Port83
Lane84	USB3 Port84
Lane85	USB3 Port85
Lane86	USB3 Port86
Lane87	USB3 Port87
Lane88	USB3 Port88
Lane89	USB3 Port89
Lane90	USB3 Port90
Lane91	USB3 Port91
Lane92	USB3 Port92
Lane93	USB3 Port93
Lane94	USB3 Port94
Lane95	USB3 Port95
Lane96	USB3 Port96
Lane97	USB3 Port97
Lane98	USB3 Port98
Lane99	USB3 Port99
Lane100	USB3 Port100

Port	Device	Share BUS
0	USB3.0 Port1 (Debug Port)	
1	USB2.0 Port2	
2	USB2.0 Port3 (ZOB)	
3	CAMERA	
4	Bluetooth	
5	USB2.0 Card Reader	
6		
7		
8		
9		
10		
11		
12		

20151024 Modify PCIE/USB2.0 Mapping Table

Table 24-2. PCI Express* Port Feature Details

SKL	Max Device (Ports)	Max Lanes	PCIe* Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00
			3	128b/130b	8000	1.00	2.00	3.94
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00

Figure 3-1. HSIO Muxing on SKL PCH-LP (U Series)








Table 24-3. PCI Express* Link Configurations Supported

SKL	PCIe Link Config	PCI Express* Lanes											
		1	2	3	4	5	6	7	8	9	10	11	12
U	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3	Port4	Port5		Port7	Port8	Port9		Port11	Port12
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12
Y	1x4	Port1				Port5							
	2x2	Port1		Port3		Port5		Port7					
	1x2 + 2x1	Port1		Port3	Port4	Port5		Port7	Port8				
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8				
	1x2									Port9			
	2x1									Port9	Port10		



Main Func = PCH




#544669 Rev0.52 CRB:
No PL resistor on THERMTRIP#.



[543016 Rev0.7]
EXT_PWR_GATE# Due to a bug on A0, a temporary pull-up resistor will be required to overcome the internal 20k pull-down that is active during the early portion of the power up sequence






VCCST_PWRGD / HWM201:



VCCST_PWRGD is a signal on the processor that indicates both the VCCST power supply and VDDQ power supply are within voltage tolerance specification


- #543016 Rev0.7
- 1. VCCST_PWRGD is only 1.0 V tolerant.
- 2. VCCST_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST





O4E_1=H									
RANKD	MD_ID3	MD_ID2	MD_ID1	MD_ID0	LABNOVO PN	VENDOR PN	MILITRON PN	VENDOR	Density
0	0	0	0	0				RAMOSD	108
1	0	0	0	1				ACCORR	150
2	0	0	1	0				HEXIS	108
3	0	0	1	1				RAMOSD	208
4	0	1	0	0				HEXIS	328
5	0	1	0	1				HEXIS	208
6	0	1	1	0	8H30E1219	KAAR0165ND-DCPB	072_48145_0000	RAMOSD	408
7	0	1	1	1	8H30E9702	RT00AS12H1CA-0818-A	072_48142_0000	HEXIS	408
8	1	0	0	0	8H30E9389	RTAN0068AF-7FC	N/A	HEXIS	408
9	1	0	0	1					
10	1	0	1	0					
11	1	0	1	1					
12	1	1	0	0					
13	1	1	0	1					
14	1	1	1	0					
15	1	1	1	1					

Main Func = PCH




PCH strap pin:

Boot BIOS Strap Bit BBS	
Boot BIOS Destination	★ Low = SPI (Default) High = LPC

The internal pull-down is disabled after PLTRST# deasserts


Need double confirm, GPIO table set to GPI if that's needed PH or PL




PCH strap pin:

No Reboot	Sampled at rising edge of PCH_PWR0K
GSP10_MOSI / GPP_B18	0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running TPIXDP.


The signal has a weak internal pull-down.



20151013 Change VIDEO_THERM_ALERT# PIN to GPP_B20



071.SKYLA.000U
CPU BOM CTRL



ON BOARD RAM STUFF

ON BOARD RAM DY



DIMM SKT STUFF

DIMM SKT DY

CPU_28W

CPU_15W



20151013 ADD R2041 to Connect DGPU_PWR_EN and PE_GPIO1




(PDG#543016) Ensure that all I2C interface on-board terminations are pulled up to the same voltage rail as the device/end point.

(PDG#543016) If the UART/GPIO functionality is also not used, the signals can be left as no-connect.

Wistron Confidential - TOPE



Main Func = PCH




071.SKYLA.000U

CPU BOM CTRL


Wistron Confidential - TOPE

<Core Design>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CPU (RSVD)		
Size	Document Number	Rev
A4	LV115 SKL-U	-1
Date:	Monday, April 25, 2016	Sheet 22 of 102



071.SKYLEA.000U
CPU BOM CTRL





071.SKYLEA.000U
CPU BOM CTRL




071.SKYLEA.000U
CPU BOM CTRL

SSID = KBC




Model ID BOM Ctrl

PCB VERSION ADP(P/N)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
LV114 Int4sky	100.0K	100.0K 64.0025.03L	3.0V
LV114 Int4sky	100.0K	20.0K 64.3025.13L	2.75V
NA	100.0K	33.0K 64.3025.13L	2.40V
NA	100.0K	47.0K 64.47025.03L	2.34V
NA	100.0K	64.9K 64.64925.03L	2.8V
NA	100.0K	76.8K 64.76825.03L	1.87V
NA	100.0K	215.0K 64.21535.03L	1.040V



PCB VERSION

PCB VERSION ADP(P/N)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.40V
SD	100.0K	47.0K	2.34V
TE	100.0K	64.9K	2.8V
AE	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.25V



ADP internal Resis 287ohm

AC Adapter	ADP TYPE	System Power Limit
130W	1.450V < ID <= 2.100V	90W
90W	1.170V < ID <= 1.510V	90W
65W	0.690V < ID <= 1.150V	65W
45W	0.234V < ID <= 0.660V	45W








Table 11. PSL Operation States

Inputs	PSL_IN1_GP170	PSL_IN2_GP106	Bit 1 of P7DOUT Register	Output
Low	X	X	X	Low
High	High-to-Low	X	X	Low
High	X	0-to-1	X	High


SSID = Flash.ROM

SPI ROM Equal length need to less than 500mil

U2502			
1ST	GIGA DEVICE	8MB	072.25B64.0C01
2ND	WINBOND	8MB	72.25Q64.Q01
3RD			




Test point



Wistron Confidential - TOPE

SSID = RBATT


SSID = RBATT



Test point



High Detect
Need to Check whether to PD in PCH Side




<Core Design>

緯創資通 Wistron Corporation		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Flash(KBC+PCH)/RTC	
Size		LV115 SKL-U	
Date		Monday, April 25, 2016	
Sheet		26 of 102	

ALERT# /T CRIT# Pull-up Resistor					
R5	R7				
	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
2Kohm	77℃	87℃	97℃	107℃	117℃
7.5Kohm	79℃	89℃	99℃	109℃	119℃
10.5Kohm	81℃	91℃	101℃	111℃	121℃
14Kohm	83℃	93℃	103℃	113℃	123℃
18.7Kohm	85℃	95℃	105℃	115℃	125℃
T_CRIT temperature strapping point					

2.System Sensor, Put on palm rest

Close to Thermal sensor



Note: Need R1717 PD: Enable Thermal VD Fun.
Note: (1) VD_IN1 for System sensor
(2) VD_IN2 for CPU sensor

Close to CPU chips



Close to KBC chips


Thermal config

Function LOCATION	Thermal VD	NCT7718W
U2601	DY	ASM
Q2601	DY	ASM
Q2602	DY	ASM
RN2601	DY	ASM
R2601	DY	ASM
R2605	DY	ASM
C2601	DY	ASM
C2602	DY	ASM
C2603	DY	ASM
R2610	ASM	DY
R2619	ASM	DY
R2615	ASM	DY
R2616	ASM	DY
R2612	ASM	DY
R2620	ASM	DY
R2624	ASM	DY
R2625	ASM	DY
C2615	ASM	DY
C2617	ASM	DY
C2616	ASM	DY
C2618	ASM	DY
D2603	ASM	DY
R1717	ASM	DY

T8=85 degree


Layout 15 mil





Wistron Confidential - TOPE



INTERNAL STEREO SPEAKERS



Place these EMI components close to speaker connector.


Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.

LEFT SIDE





Place these EMI components close to speaker connector.

Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.



08/12 SPK1 20.F2348.007 Change to 20.F1621.004

06/12 SPK1 原本為4Pin, 換7 pin 接 Hall Sensor 訊號



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Audio IO	
Size	Document Number	LV115 SKL-U		Rev
A3				-1
Date:	Monday, April 25, 2016	Sheet	29	of 102

Main Func = Audio

(Blanking)

Wistron Confidential - TOPE

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4



Document Number

LV115 SKL-U

Rev
-1


Date: Monday, April 25, 2016

Sheet 30 of 102





C3138 close to Pin3 , C3139 close to Pin8
C3140 close to Pin30, C3136 close to Pin22

For RTL8111G(S) Series/ RTL8111GUS Series/ RTL8111H(S) Series/
RTL8106EUS Series/ RTL8107E(S) Series/ RTL8118AS Series
C3132, C3133 close to Pin22




For RTL8106E Series
C3130, C3131 close to Pin30

For RTL8111G(S) Series/ RTL8111GUS Series/ RTL8111H(S) Series/
RTL8106EUS Series/ RTL8107E(S) Series/ RTL8118AS Series
C3132, C3133 close to Pin22



C3147 close to Pin23
C3143 close to Pin32
C3144 close to Pin11

25MHz XTAL



Crystal 27MHz			
MAIN	HASONIC	82.30020.G71	78.15034.L1L
2ND	HARMONY	82.30020.D41	78.18034.1FL

LAN and Transformer Config:


LAN/Transformer	

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.

LAN RTL8111			
Size	Document Number	Rev	
A2	LV115 SKL-U	-1	
Date	Monday, April 25, 2016	Sheet	31 of 102


10/100M/1000M Lan Transformer



Change LAN CONN 20151007 LAN Connector




68.68161.30A



RJ45 Pin define



Pin	Description	10base-T	100Base-T	1000Base-T
1	Transmit Data+ or BiDirectional	TX+	TX+	BI_DA+
2	Transmit Data- or BiDirectional	TX-	TX-	BI_DA-
3	Receive Data+ or BiDirectional	RX+	RX+	BI_DB+
4	Not connected or BiDirectional	n/c	n/c	BI_DC+
5	Not connected or BiDirectional	n/c	n/c	BI_DC-
6	Receive Data- or BiDirectional	RX-	RX-	BI_DB-
7	Not connected or BiDirectional	n/c	n/c	BI_DD+
8	Not connected or BiDirectional	n/c	n/c	BI_DD-

The connector is 8 pin RJ45 (8P8C) male



The associated connector is 8 pin RJ45 (8P8C) female

10/100/1000 LAN surge circuit For test stuff



8/25 將ED3203,ED3204 屬性ESD STUFF OPTION 改成DY, 上件會無法Wake on Lan

10/13 ED3203,ED3204 改成跟ED3501一樣, 增加三個Source

10/23 將3rd Source拿掉 75.09904.07C, 因為已有案子50米網線測不過(Part number跟ED3501一樣,BOM別帶錯)

10/23 ED3203, ED3204 ESD STUFF OPTION改 DY, 不上件


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui,
Taipei Hsien 221, Taiwan, R.O.C.


Title RJ45&Transformer
Size A2 Document Number LV115 SKL-U Rev -1
Date: Monday, April 25, 2016 Sheet 32 of 102

Card Reader RTS5170

16 USB_CPU_PP8 1 R3327 2 0R0402-PAD USB_SD_DP
16 USB_CPU_PN8 1 R3328 2 0R0402-PAD USB_SD_DM




SD_CLK_L and CARD_CTRL0 trace length shorter , surround with GND.





SD_CLK_L and CARD_CTRL0 trace length shorter , surround with GND.

20151013 move R3317,Delete C3303/C3304



PIN NO.	SD NAME
P1	CD/DAT3
P2	CMD
P3	VSS
P4	VDD
P5	CLK
P6	VSS
P7	DAT0
P8	DAT1
P9	DAT2



Wistron Confidential - TOPE

<Core Design>

緯創資通		Wistron Corporation	
		21F, No. 1, Hsin Tai Wu Rd, Hsinchu, Taippei Hsien 221, Taiwan, R.O.C.	
File			
USB Charger			
Site Custom	Document Number		Rev
	LV115 SKL-U		-1-
Date	Monday, April 25, 2016		Page 1 of 1

Wistron Confidential - TOPE

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

LV115 SKL-U


Rev

-1

Date: Monday, April 25, 2016


Sheet 35 of 102

USB3.0 Port1



USB2.0 Port2

20151012 ADD Circuit to support USB3.0



Wistron Confidential - TOPE

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

LV115 SKL-U

Rev

-1

Date: Monday, April 25, 2016

Sheet 37 of 102

Main Func = USB3.0 Port1

(Blanking)

Wistron Confidential - TOPE

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	LV115 SKL-U	-1
Date:	Monday, April 25, 2016	Sheet 38 of 102

Main Func = USB3.0 Port1


Wistron Confidential - TOPE

(Blanking)


<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	LV115 SKL-U	-1
Date:	Monday, April 25, 2016	Sheet 39 of 102

ROSA Run Power




Discharge circuit



MANAGEMENT RAIL POWER GENERATION


VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.

**Power Good**

OSLO do not connect to 3D3V_S0

So reserved 20150724

_VTT_PWRGD >>> 1 R4011 2 OR0402-PAD



VCCSTG


20151007 Delete Reserved Circuit
Power Source Keep VCCIO (R710)

+VCCSTG(ICOMAX.=0.16A)

VCCSTG should only ramp up equal to or after VCCST.


GT3 Low Power Circuit (ZVM)

20151209 Reserved Circuit




V1.8A

~~Need to Check~~



V1.8S



Main Func = Power Plane & Sequence

Wistron Confidential - TOPE

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Connected_Standby(1/2)+DS3

Size A4	Document Number LV115 SKL-U	Rev -1
------------	---------------------------------------	------------------

Date: Monday, April 25, 2016 Sheet 41 of 102


Main Func = DIMM1

Main Func = DIMM2

VREF CIRCUITRY

Wistron Confidential - TOPE

1ST BATTERY CONNECTOR




Connector Pin Alignment(Vendor: Suyin,Aces)

Pin#	Symbol	Comments
1	BATT+	Battery Positive Power
2	BATT+	Battery Positive Power
3	Clock	SMBus clock interface I/O pin
4	Data	SMBus data interface I/O pin
5	Detection	Connect to 10kohm resistor
6	RTC	Support RTC power or reserved
7	GND -	Common Ground Power
8	GND -	Common Ground Power


It is required to follow Lenovo common connector requirement for both battery side and system side.
Common connector drawing:

Adaptor in to generate DCBATOUT

08/01 EC4308 Change part number 78.10622.L5L to 78.10622.S1L(1206 to 0805)




Test point



MR_Side	Cable
Pin 1	AD_RK_F UL1006AA W0209 (3A)
Pin 2	AD_RK_F UL1006AA W0209 (3A)
Pin 3	AD_ID UL1006AA W0209 (3A)
Pin 4	GND UL1006AA W0209 (3A)
Pin 5	GND UL1006AA W0209 (3A)

焊接示意图:






20151230 Power Team update Table

AD+ total power	R1	R2
45w	64.51025.6DL 51K	100K
65w	64.12035.6DL 120K	100K
		100K
		100K




Title			
CHARGER			
Size A2	Document Number		Rev
	LV115 SKL-U		-1
Date:	Monday, April 25, 2016	Sheet 44 of	102

08/20 add 5V_EN



08/06 Change to Close GAP

12/11 Change Part number ZZ.CLOSE.001(上線済)




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshan,
Taipei Hsien 221, Taiwan, R.O.C.

Title			SYN256 5V/3D3V
Size	Document Number	Rev	-1
A2	LV115 SKL-U		
Date: Monday, April 25, 2016			Sheet 45 of 102


```
Main Func = CPU_CORE
```




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU VCORE(2/3)			
Size A3	Document Number		Rev -1
	LV115 SKL-U		
Date:	Monday, April 25, 2016	Sheet 47 of	102


```
Main Func = CPU_CORE
```




Wistron Confidential - TOPE

<Core Design>		
<div>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CPU VCCGTUS		
Size A2	Document Number LV115 SKL-U	Rev -1
Date Monday, April 25, 2016	Sheet 49	of 102


Main Func = VDDQ




SY8288 For DDR4
Vout = 2.5V



VCCIO




EOPIO and EDRAM



<Circ Design>

緯創資通 Wistron Corporation	
21F, 2nd, Sec.1, Hsin-Yi Rd., Taipei, Taiwan, R.O.C.	
File	DCDC-0D975V_VCCIO
Rev	1
Doc	LV115 SKL-U
Rev	-1


AOZ1268 for 1D0V




Wistron Confidential - TOPE

緯創資通						Wistron Corporation					
						21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.					
Title											
<i>DCDC-V1D00A</i>											
Size Custom		Document Number							Rev		
		LV115 SKL-U							-1		
Date:	Monday, April 25, 2016					Sheet	53	of	102		

S-1339D18for 1D8V_S0



1D8V_S5




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DCDC V1D8V
Size	Document Number	Rev	-1
A2	LV115 SKL-U		
Date	Monday, April 25, 2016	Sheet	64 of 102

SSID = VIDEO

INVERTER POWER





69.50007.A31
1ST = 69.50007.A31
2ND = 69.50007.A41

eDP connector

eDP Device


Item	Device
1	eDP Panel
2	Camera
3	DMIC
4	
5	
6	




SSID = VIDEO

LCD POWER (Do Not use SW 74.09724.09F)

2014/2/5: Change U5201 to 074.06288.007B






Panel BL brightness/Power En/BL En




Wistron
CONFIDENTIAL - TOP SECRET

CAMERA POWER



75.00199.07C
1ST = 75.00199.07C
2ND = 75.00005.07C
DY

Test point




10/20 AFTP5503, AFTP5504 USB_PN3, USB_PP3 change to USB_PN3_R, USB_PP3_R


SSID = VIDEO

HDMI Passive Level Shifter


Close to HDMI Connector



HDMI DDC Passive Level Shifter




HDMI CONNECTOR



HDMI A type pin define
(Total: 19pin)

Pin	Pin定義
1	TMDS Data2+
2	TMDS Data2 Shield
3	TMDS Data2-
4	TMDS Data1+
5	TMDS Data1 Shield
6	TMDS Data1-
7	TMDS Data0+
8	TMDS Data0 Shield
9	TMDS Data0-
10	TMDS Clock+
11	TMDS Clock Shield
12	TMDS Clock-
13	CEC
14	Reserved (N.C. on device)
15	SDA
16	DDC/CEC Ground
18	+5V Power
19	Hot Plug Detect



<Core Design>

緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipai Hsien 221, Taiwan, R.O.C.




HDMI		
File	Document Number	Rev
Size	LV115 SKL-U	-1
A2		
Date: Monday, April 25, 2016	Sheet 67	of 102

Wistron Confidential - TOPE

Wistron Confidential - TOPE

<Core Design>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Demultiplexer		
Size	Document Number	Rev
A2	LV115 SKL-U	-1
Date	Monday, April 25, 2016	
Sheet		69 of 102

SSID = SATA





SATA Zero Power ODD

SUPPORT ZERO SATA ODD

2015/10/3
Change Switch IC to 74.00548.A79


Need check PIN Define



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehsheng, Taipei Hsien 221, Taiwan, R.O.C.

SATA IF HDD/ODD		
Size	Document Number	Rev
A2	LV115 SKL-U	-1
Date	Monday, April 25, 2016	Sheet 60 of 102



(Blanking)

Wistron Confidential - TOPE

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A4

Document Number

LV115 SKL-U

Rev

-1

Date: Monday, April 25, 2016

Sheet 62 of 102

Wistron Confidential - TOPE

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A4

Document Number


LV115 SKL-U

Rev
-1

Date: Monday, April 25, 2016

Sheet 63 of 102


CHARGER LED




Forward Current	I _F	S2:25 G6:25	mA
-----------------	----------------	----------------	----

Chip		Emitted Color	Resin Color
Type	Material		
S2	AlGaInP	Brilliant Orange	Water Clear
G6	AlGaInP	Brilliant Yellow Green	

Test point




SATA LED





Internal KeyBoard Connector

24 CAP_LED_V23 <<<H0000.J7 24
24 NUM_LED_V23 >>>H0000.J7 24

For 14" and 15" CONN




SSID = Touch.Pad



Wistron Confidential - TOPE


IO BD Device	
Item	Device
1	
2	
3	
4	

IO BD connector



PWR BTN BD connector

Modified Pin Define and PN 20151208



Wistron Confidential - TOPE

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number

LV115 SKL-U


Rev

-1

Date: Monday, April 25, 2016

Sheet 67 of 102

Debug Connector



Wistron Confidential - TOPE

(Blanking)

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A3	LV115 SKL-U	-1
Date:	Monday, April 25, 2016	Sheet 69 of 102

Wistron Confidential - TOPE

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G Sensor			
Size	Document Number		Rev
A3	LV115 SKL-U		-1
Date:	Monday, April 25, 2016		Sheet 70 of 102

(Blanking)

Wistron Confidential - TOPE

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	LV115 SKL-U		-1
Date:	Monday, April 25, 2016		Sheet 71 of 102

Wistron Confidential - TOPE

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

LV115 SKL-U

Rev

-1

Date: Monday, April 25, 2016

Sheet 72 of 102

Wistron
(Blanking)
Confidential - TOPE

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number	Rev	
A3	LV115 SKL-U	-1	
Date: Monday, April 25, 2016		Sheet	73 of 102

Wistron Confidential - TOPE

(Blanking)

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Reserved	
Size	Document Number	Rev		
A3	LV115 SKL-U	-1		
Date:	Monday, April 25, 2016	Sheet	74	of 102

Wistron Confidential - TOPE

(Blanking)

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

LV115 SKL-U

Rev

-1


Date: Monday, April 25, 2016

Sheet 75 of 102

PCIE lane mapping

CPU >> GPU

1	0
2	1
3	2
4	3



AC-Coupling Capacitor:
PCie Gen1,Gen2 : 0.1uF
PCie Gen3 : 0.22uF

20141119_KAMUS

18 CLKREQ_PEG#0

2N7002K-3-GP
2ND = 84.2N702.031
3rd = 84.2N702.W31

Mars/Sun setting

PCIE_CALR_TX 1K68R2F-2-GP PX 1 R7822

PCIE_CALR_RX 1KR2F-3-GP PX 1 R7818

PE_GPIO0	PE_GPIO0 = AT1_RST#
H	dGPU mode
L	IGPU
H	IGPU with BACO

18 PEG_CLK_CPU >>> 1 R7804 2 0R0402-PAD CLK_PCIE_VGA_R AK30
18 PEG_CLK_GPU >>> 1 R7805 2 0R0402-PAD CLK_PCIE_VGA_R AK32

20 DGPU_HOLD_RST# >>> 2 R7803 1 0R0402-PAD VEGA_RST# AL27

PX support
PE_GPIO0: VGA_RESET
PE_GPIO1: VGA_PowerEnable

19 PE_GPIO0 >>> 2 R7823 1 0R2J-2-GP


17,24,31,40,61,68 PLT_RST# >>> 1

83.00056.Q11
1ST = 83.00056.Q11
2ND = 75.00056.07D

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui,
Taipei Hsien 221, Taiwan, R.O.C.


Title	GPU(1/5) PEG		
Size	Document Number	Rev	-1
A2	LV115 SKL-U		
Date	Monday, April 25, 2016	Sheet	76 of 102






































































































Please MVREF drivers and Caps close to ASIC


DDR3/GDDR3 Memory Stuff Option(JET/TOPEAZ)

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1D35V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R



Place all these componets very close to GPU (within 25mm) and keep all componets close to each other
This basic topology should be used for DRAM_RST for DDR3/GDDR5





PS0 - PS3 Setting

Cap Value (pF)	Size (3-4)	R_pull (Ω)	R_pull (Ω)	Max (2-1)
001	05	NC	4750	4750
02	01	5400	2000	001
100	10	4750	2000	001
NC	11	4750	4900	100
		4750	4900	100
		4750	4900	100
		4750	10000	110
		4750	NC	111

Note: 0402 1% resistors are required.

Board Configure [5-1]

Bit	5	4	3	2	1
PS0	1	1	0	0	1
PS1	0	0	0	0	0
PS2	0	0	0	0	0
PS3	1	1	1	1	1

AMD suggest Aperture Size = 256MB

PS-111-0 -> KABIN only PCIe GEN2 is supported

PS-111-0 -> KABIN only PCIe GEN2 is supported

PS-111-0 -> KABIN only PCIe GEN2 is supported







Board Configure [2-5]		Pull-High	Pull-Low	Lenovo PN	Wistron PN	Vendor PN
0	0	0	NC	4750		
0	0	1	5400	2000	SV20H3107	072.4563C.0A0U
0	1	0	4750	2000	SV20H3106	072.41256.0D0U
0	1	1	5400	4900	SV20H3107	072.4563C.0A0U
1	0	0	4750	4900		
1	0	1	3240	5620		
1	1	0	3400	10000		
1	1	1	4750	NC		

Pin Name	JET	TOPAZ
1 VARY_BL (AB11)	NC	VGA_CORE
3 DIOON (AB12)	NC	VGA_CORE
4 DENERCO (AB13)	NC	VGA_CORE
5 DENERCO (W9)	NC	VGA_CORE
6 DENERCO (AC11)	NC	VGA_CORE
7 DENERCO (AC13)	NC	VGA_CORE
8 DENERCO (AC14)	NC	VGA_CORE
9 DENERCO (AC15)	NC	VGA_CORE
10 DENERCO (AC16)	NC	VGA_CORE
11 DENERCO (AC17)	NC	VGA_CORE
12 DENERCO (AC18)	NC	VGA_CORE
13 DENERCO (AC19)	NC	VGA_CORE
14 DENERCO (AC20)	NC	VGA_CORE
15 DENERCO (AC21)	NC	VGA_CORE
16 DENERCO (AC22)	NC	VGA_CORE
17 DENERCO (AC23)	NC	VGA_CORE
18 DENERCO (AC24)	NC	VGA_CORE
19 DENERCO (AC25)	NC	VGA_CORE
20 DENERCO (AC26)	NC	VGA_CORE
21 DENERCO (AC27)	NC	VGA_CORE


Wistron Confidential - TOPE

Channel 0 DATA0:15


Channel 0 DATA16:31



Close to VRAM1



Close to VRAM2



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.


File **VRAM1.2 (1/4)**
Size **Document Number**
Date **Monday, April 25, 2016**

Rev **-1**
Sheet **81** of **102**




Wistron Confidential - TOPE

<Core Design>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
VRAM3.4 (2/4)		
Size	Document Number	Rev
A2	LV115 SKL-U	-1
Date	Monday, April 25, 2016	
Sheet 82		of 102

Channel 1 DATA16:31






Channel 1 DATA0:15




R8105 R8106 R8301 R8302


Single Rank, 40.2 Ohm
Dual Rank, 80.6 Ohm



Close to VRAM5



Close to VRAM6




<Core Design>







Wistron Confidential - TOPE

<Core Design>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
VRAM7.8 (4/4)		
Size	Document Number	Rev
A2	LV115 SKL-U	-1
Date	Monday, April 25, 2016	
Sheet		84 of 102



AMD EXO pro



20151106 need Add MOS to Control 1D35V_EN# IN SB version



NN30331A for VGA_1D5V(For VRAM DDR3)
Reference OSLO 1D5V_VGA_S0



Wistron Confidential - TOPE


(Blanking)

Wistron Confidential - TOPE

(Blanking)

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A3	LV115 SKL-U	-1
Date:	Monday, April 25, 2016	Sheet 88 of 102



Wistron Confidential - TOPE

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NFC (Reserved)			
Size	Document Number		Rev
A3	LV115 SKL-U		-1
Date:	Monday, April 25, 2016		Sheet 90 of 102

Wistron Confidential - TOPE

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TPM			
Size	Document Number		Rev
A3	LV115 SKL-U		-1
Date:	Monday, April 25, 2016	Sheet	91 of 102

SSID = Finger Print

Wistron Confidential - TOPE

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Finger Print		
Size	Document Number	Rev
A4	LV115 SKL-U	-1
Date: Monday, April 25, 2016		Sheet 92 of 102

Wistron Confidential - TOPE

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	LV115 SKL-U	-1	
Date:	Monday, April 25, 2016	Sheet	93 of 102

Wistron Confidential - TOPE

(Blanking)

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A3	LV115 SKL-U	-1
Date:	Monday, April 25, 2016	Sheet 94 of 102

Wistron Confidential - TOPE

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
LV115 SKL-U

Rev
-1

Date: Monday, April 25, 2016

Sheet 95 of 102

Wistron Confidential - TOPE

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
LV115 SKL-U

Rev
-1

Date: Monday, April 25, 2016

Sheet 96 of 102

Wistron
(Blanking)
Confidential - TOPE


<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number	Rev	
A3	LV115 SKL-U	-1	
Date:	Monday, April 25, 2016	Sheet	97 of 102

Wistron Confidential - TOPE

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN SWITCH			
Size	Document Number		Rev
A3	LV115 SKL-U		-1
Date:	Monday, April 25, 2016	Sheet	98 of 102



Wistron Confidential - TOPE


Wistron Confidential - TOPE

<Core Design>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A2	LV115 SKL-U	-1
Date	Monday, April 25, 2016	
Sheet		100 of 102

Wistron Confidential - TOPE

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	LV115 SKL-U		-1
Date:	Monday, April 25, 2016		Sheet 101 of 102




3.10.2.2 Power-Down Sequence

There is no specific power down sequence. However, residual voltage from power down must not violate the power-up sequence when back to back GPU power-down and power-up events take place.

There is no specific power down sequence. However, residual voltage from power down must not violate the power-up sequence when back to back GPU power-down and power-up events take place.

There is no specific power down sequence. However, residual voltage from power down must not violate the power-up sequence when back to back GPU power-down and power-up events take place.

Red Words: Controlled by EC GPIC




Red: Power Rail
Orange: Output from XBC
Light Blue: Output from CR




Wistron Confidential - TOPE

<Core Design>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Block Diagram			
Size	Document Number	Rev	
A2	LV115 SKL-U	-1	
Date	Monday, April 25, 2016	Sheet	103 of 102


PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

